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INTRODUCTION 
BACKGROUND 
Reduction of water consumption has become an increasingly vital 
consideration for the plating industry. Wastes require more extensive 
treatment in municipal water system and sewage charges, based on quan­
tity, are becoming common in industrial communities.' Increasing water 
shortage makes conservation essential. 
Usual procedure in most plating rooms is to throttle cold rinse 
tank valves at the start of the first shift. Water will continue to 
run until the end of the first or second shift. These tanks are need­
lessly discharging clean water at a constant rate. Since an average 
plating facility will use 25 to 30 of these cold rinse tanks, the 
result is a tremendous amount of wasted water. 
A large saving in water consumption can be realized if the flow 
of water into these rinse tanks could be restricted to an amount 
necessary to keep contaminating chemi~als diluted to an acceptable 
concentration. The water flow could be automatically shut off whenever 
use of the tanks is interrupted. 
For example, let us look at a barrel cadmium plating operation. 
The cycle consists of cleaning, rinsing, acid pickling, rinsing, 
cyanide dipping, cadmium plating, drag out rinsing, cold rinsing, and 
hot rinsing. Note that there are three cold rinse tanks involved. 
2 
Each tank is constantly flowing at a rate of about 20 gpm (gallons 
per minute). 
The entire cycle is complete in approximately one hour, about 
five or six minutes of which is spent for cold rinsing to remove all 
contaminants. Total water used per hour would be 3600 gallons (3 
tanks x 20 gpm x 60 minutes = 3600 gallons per hour). 
The same situation under controlled conditions would have the 
same load, the same average time for rinsing, and the same three tanks. 
The difference is that the water is shut off automatically when rinsing ~ 
~ has been completed. Under this control, water consumption would be ,~ 
360 gallons (3 tanks x 20 gpm x 6 minutes 360 gallons) or 10% of I I 
! 
I 
that used without control. .1 
Two important benefits would result from an automatic control 1 
~! 
of the rinse tank flow. One is the enormous water savings. A'plating 
facility uses a large number of rinse tanks and the example given shows 
that hundreds of thousands of gallons per day could be saved. 
The second benefit is the reduction of effluent to the treatment 
plant. Since most treatment plants have restricted outflows from 
their plants into municipal water systems, this reduction could make 
present or future expansions possible. It could also remove the threat 
of penalty by insuring a discharge below the allotted amount. 
Tektronix, Inc. has had a considerable problem in this area. 
As early as 1969, the rate of outflow had nearly equalled the allotted 
amount of 400,000 gallons per day or approximately 12 million gallons 
per month. The average outflow at that time was about 11 million 
gallons per month. 
3 
With completion of new construction, an additional 2.5 mil1tnn 
gallons per month would have to be treated and ultimately released 
into Beaver Creek. This would result in violation of the permit and 
subsequent payment of heavy fines which would be levied upon the company 
monthly. The author, an employee of Tektronix, was delegated the task 
j 
of a feasibility study and subsequent design of an automatic r~nse tank 
control system to alleviate this problem. I 
I 
Initial experiments with eighteen manually controlled rfnse 
I 
tanks revealed that controlling even one-half of the hot and ciold rinse 
I 
I
tanks would lower water usage and subsequent discharge by 4.5 imillion 
gallons per month. It was decided that a reduction of this magnitude 
would have the following results: 
( 
21) An increase of the treatment capacity with a resultant 	 " E 
! 
delay in the expansion of the present treatment facility; andl II .. 
I 
2) An increase in the retention time of effluent in th~ lagoons, 
thereby resulting in better and more complete treatment of sdlids and 
precipitates. 
These findings were the basis for initiating a project ito design 
a Rinse Tank Control System (RTC-). 
RINSE TANK CONTROL SYSTEM 
I. DESIGN CONSIDERATION 
An automatic Rinse Tank Control System would automaticallY 
monitor the purity of the rinse water in a selected number of rinse 
tanks and permit fresh water to enter the tanks only when the con­
tamination level in each tank exceeds a predetermined level. It should 
automatically turn off the flow of fresh water when the contamination 
level drops below its pre-set value. Such obvious variables as the 
~ 
f 
quality of the water supply, the frequency of tank activity, and the a ~ 
!work ioad must be automatically compensated for, in order to maintain 
the appearance and quality of the finished product. It must be 
capable of operation under the adverse conditions which often exist 
in a plating operation. These conditions, as well as many others, 
shaped the guide lines which formed the basis for the design and 
fabrication of the RTC system. 
" 
II. BASIC SYSTEM DESCRIPTION 
The RTC System basically consists of (a) a number of sensors 
which sense the electrical conductivity of the rinse tank contents, 
(b) a control unit containing the scanning, measurement and relay con­
trol circuits and (c) a number of normally.closed, solenoid operated 
water valves. 
Two versions of this instrument·were designed and fabricated. 
The first version (RTC-16), basically a l6-channel laboratory type instru­
• 
• 
• • 
5 
ment, was•designed to operate in a controlled environment. It was 
~ , , 
used to determine the allowable amount of contaminants in different 
rinse tanks and to investigate cyclic changes in these tanks during 
peak and slack periods. 
The second version (RTC-lO), a 10-channel,instrument, was a 
simpler device, ruggedized to withstand the long, trouble-free service 
demanded by the plating department. 
The l6-channel RTC system, due to the complex nature of its 
electronics, presented much challenge, both in design and fabrication. 
It was therefore selected as the subject of this paper. 
III. GENERAL DESCRIPTION 
A block diagram of the RTC-16 system is shown in Fig. 1 and is 
provided for necessary reference. Following is a brief description 
of the basic sections in the system: 
1) Sixteen sensors whose output is proportional to the amount 
of contaminants in the rinse tanks in which they are submerged. 
2) A buffered, 200 Hz sine-wave oscillator which provides the 
AC signal to the sensors in order that the variation in their output 
can be detected. 
3) A sensor amplifier which is basically an operational amplifier 
with a selected sensor in its feed back loop. It converts variations 
in the output of the sensor to a proportional AC voltage. 
4) A positive peak detector which retains the peak value of the 
AC voltage from sensor-amplifier. 
5) An analog to digital converter which converts the peak 
• 
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Figure 1. System Block Diagram 
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voltage from the positive peak detector to a 2Yz digit Binary Coded I. 
Decimal number. 
6) A 16 x 10 bit programmable memory, used to generate a re­
ference number which is compared against the AID converter output. ), 
7) A digital comparator which compares the output of the AID I! 
~ 
converter to that of the programmable memory. 
8) An output driver which will either activate a selected output 
or bypass it, based on its input from the digital comparator. 
9) A zero crossing detector which-generates an appropriate 
output every time the 200 Hz sine wave crosses zero. This output is 

used as the system clock in the control logic circuitry. " 

10) The control logic sect~on uses the zero crossing output 

as reference for generating appropriately timed signals wh~ch are used 

throughout the system. ttl 
11) A regulated ±ls and +5 volt power supply which powers the 
system. 
To illustrate how the system operates, one cycle of operation 
will be explained in detail. 
One of sixteen sensors is selected and AC voltage applied. This 
voltage is sampled by the sensor amplifier and the m?ximum positive peak 
J 
voltage is detected by the positive peak detector. This maximum 
~" 
y/
_1 
voltage is then converted to an equivalent 2Yz digit binary coded 
decimal. This number is then compared to a programmed value from the 
programmable memory. If it is less than or equal to that value, the 
corres~onding output for that cell is bypassed since an equal or smaller 
t 
number indicates that the contaminationllevel in the tank is at or 
below a safe value for that rinse tank. 
a· 

8 
If it is larger, the corresponding output is activated to allow 
fresh water to enter the rinse tank. The cycle is then repeated with 
the next sensor. Completion of one cycle occurs in approximately forty 
milliseconds or 25 complete operations every second. 
IV. DETAILED DESCRIPTION 
Sensor 
TIle sensor consists of two graphite rings spaced a fixed distance 
apart and encased in a sturdy epoxy housing. It is basically a con­
ductivity cell (1) whose specific conductance (ohm-lcm-l ) variation is 
proportional to the ionic concentration of an electrolyte solution. 
Electrolyte solutions in general follow Ohm's Law (E = IR). 
Therefore, when the sensor is immersed in such a solution and a con­
stant current is forced through it, a voltage equal to the current 
divided by the conductance of the solution in between the electrodes 
will develop across the sensor. 
I 
Es 
s 
where G 
s 
= 
1 
G R 
s s 
Alternating current must be applied, since direct current will cause 
polarization at the electrdrles of the sensor. 
Conductance of the sensor varied from 50 to 5000 micromho's, 
which was more than adequate for this application. 
Buffered 200 Hz Oscillator 
Operational amplifier A2 and its associated circuitry form a 
wien-bridge oscillator which is used to power the sensing probe. As 
9 
shown in Fig. 2, the actual wien-bridge is formed by Rl , Cl , R2 , and 
C2 . If Rl = R2 = 7.96K ohm and C = C = 0.1 microfarad, thenl 2 
1f o = 2'lfRlCl 
fO = 200 Hz 
Diodes Dl and D2 are used for amplitude stability by providing 
negative feedback. , Potentiometer, R3 controls stability as well as 
amplitude of the oscillations. 
This circuit has high output impedance, and any loading at e 
o 
will in turn change the amplitude. Since the driven load in this case 
varies to a great degree, operational amplifier V is used as a non­2 
inverting buffer to isolate the load from the oscillator. 
Sensor Amplifier 
It was stated earlier that an alternating current of constant 
magnitude must be applied to the sensor and the resulting voltage 
measured in order that the electrolyte solution conductivity may be 
calculated. Use of an operational amplifier makes this a rather easy 
task. The circuit of Fig. 3 is a voltage-to-current converter which 
operates in the inverting mode. The input current is given by: 
e in 
iin = R7 
Since ~ is terminated at the virtual ground of the summing 
junction, this same current flows through the feedback load impedance 
Zl {one of sixteen sensors}. The current i. is independent of the 
1n 
Rl 
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Figure 2. Wien-Bridge Oscillator 
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value of ZL. The output voltage is then 
e 
o 
= -e.1n (ZL/R7) 
This voltage is proportional to the conductance (act~ally resistance) 
of the sensor which is selectively placed in the feedback loop through 
digitally controlled solid state switches. Resistor E7 is adjusted 
for 7.89 volts at the output terminal of the positive peak detector. 
This gives a full scale reading of 20.0 at the output of the analog 
to digit'al converter. 
Positive Peak Detector 
A peak detector is a special form of sample and hold circuit. 
Basically, the input signal is tr~cked until it reaches its maximum 
value and then the peak detector automatically holds this' peak value~ 
The peak detector which was used in this instrument is shown in Fig. 4. 
Operational amplifiers A4 and AS and their associated circuitry form 
the peak detector. Capacitor C is the memory element for the peak6 
detector. It charges to the peak voltage and holds that value until 
reset. Diode D4 allows only the positive portion of the input to 
reach C6 . Diode D3 supplies negative feedback for A4 when e is lessi 
than eo. Solid state switch Sl is controlled digitally. It is activated 
for five milliseconds prior to the end of each cycle to discharge 
C before the next cycle starts.6 
Analog to Digital Converter 
A modular analog to digital converter was designed to convert 
the output voltage from the positive peak detector to an equivalent 
R6 

Figure 4. Positive Peak Detector 
~ 
w 
... ~~------
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2~ digit binary coded decimal number. The block diagram for the AID 
converter is shown in Fig. 5. For a complete schematic as well as 
the timing diagram, the reader is referred to Appendix I. 
The AID converter is essentially a dual slope integrator with 
a conversion time of 200 microseconds. Its operation is briefly as 
follows. 
On negative transition 'of a one microsecon~ Strobe pulse, FET 
Switch No. 1 of U15 (Quad Field Effect Transistor Switch) is activated 
through its control logic (U8b , U7b , U5 ) , thus allowing A7 to integratea
the analog input sign~l. This transition also activates decode counters 
U9, UIO, and Ull, which then will count up towards full scale at a 
2.56 M Hz rate. When the full scale count is reached, the counters 
will reset to zero. The full scale pulse, through the appropriate 
control logic, will also turn FET No.1 off and FET No.2 on. This FET 
switch applies a reference voltage with a polarity opposite to that 
of the analog input signal to the integrator. This voltage will cause 
the integrator to integrate down towards zero volts (by removing the 
stored charges from the integrating capacitor). At the same time, 
the counter has started to count up since the zero reset pulse has been 
removed. When the integrator reaches zero volts, it activates com­
parator (A8) , which has been designed to change its state abruptly 
when it senses zero volts at its input. The output of the comparator, 
through its control logic circuitry will accomplish the following: 
a) Cause the counters to stop at a count which is proportional 
to the analog input; 
b) Transfer this count to a series of latches (U12, U13, U14) 
STROBE 
ANALOG 
INPUT 
CONTROL 
LOGIC 
REFERENCE 
GENERATOR 
INTEGRATOR.t- ---I COMPARATOR COUNTER 
CLOCK 
GENERATOR 
Figure 5. AID Converter Block Diagram 
t-' 
Vt 
16 
to be used at a later time; and 
(c) Activate FET Switch No.• 3 to short out the integrating 
capacitor momentarily, in order to remove all residual charges which 
can contribute to an error during the next cycle. 
When this operation is complete, the output of the A/D converter 
will be a 2~ digit Binary Coded Decimal number (00.0 to 20.0) which is 
directly proportional to the output of the positive peak detector. 
Programmable Memory 
A 16 x 10 bit programmable memory was used to (a) store 2Yz digits 
of information from the A/D converter automatically; and (b) store 10 
BCD bits of information from an external source (front panel thumbwheel 
switches) . 
The circuit diagram for the programmable memory is shown in 
Fig. 6. The actual memory was designed using Texas instrument type
1 ' 
: I 
SN7489, 64 bit Read/Write memory. It contains 64 fl{p flop memory 
cells, organized in a matrix to provide 16 words of four bits each. 
The buffered memory inputs consist of four data inputs, four address 
lines, a write enable, and a memory enable. The four sense outputs 
are of open-collector type and must be used in conjunction with pull-
up resistors. 
Since a 16 x 10 bit memory array was needed, three integrated 
circuits (U16, U17, U18) were cascade to obtain the 16 x 10 bit 
capability. Note that the last two memory columns in U18 were not used. 
U19, U20, and U2l determine the program source for the array. 
17 
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Digital Comparator 
A 10 bit magnitude comparator was designed to perform BCD 
(8-4-2-1) comparison of the AID converter and the programmable memory 
outputs. Three fully coded decisions about these two 10 bit BCD 
words (A, B) are made and are externally available at three outputs 
(A > B, A = B, A < B). Table I is a function table for a 4 bit 
magnitude comparator using 4 BCD words as i~puts. A circuit diagram 
for the 10 bit magnitude comparator is sho~n in Eig. 7. 
(A < B) output is active when the contents of AID converter 
is less than that of the programmable memory, indicating that the ionic 
contamination in the rinse tank is greater than a programmed level. 
This output is buffered and used to activate a selected output in the 
output driver. (A > B, A = B) outputs are used as inputs to an OR 
gate whose output activates a green LED (Light Emitting Diode) located 
on the front panel to indicate a safe condition for the appropriate 
rinse tank. 
J 
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TABLE I 
FUNCTION TABLE FOR 4 BIT COMPARATOR 
Comparing Inputs Outputs 
A3 , B3
I A2 , B2 AI' Bl AO' BO A>B A=B A<B 
A3>B3 x x x H L L 
A3<B3 x x x L L H 
A3=B3 A2>B2 x x H L L 
A3=B3 A2<B2 x .x L L H 
A3=B3 A2=B2 Al>Bl x H L L 
A3=B3 A2=B2 Al<Bl x L L H 
A3=B3 A2=B2 Al=Bl AO>BO H L L 
A3=B3 A2=B2 Al=Bl AO<BO L L H 
A3=B3 A2=B2 Al=Bl AO=BO L H L 
H High Level, L Low Level, x Irrelevant 
20 
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Output Driver 
U25 through U33 and their associated circuitry form the output 
drivers. A cricuit diagram for this circuit is shown in Fig. 8. 
These integrated circu.its are dual J-K flip flops. A J-K flip flop 
has two data inputs, J and K, two complementary outputs Q and Q and a 
single clock input. The truth table for a J-K flip flop is shown in 
Table II. 
TABLE II 

TRUTH TABLE FOR J-~ FLIP FLOP 

T 
n Tn+l 
J K Q 
0 0 Q
n 
0 1 0 
1 0 1 
1 1 Qn __ 
It is seen from the J-K flip flop truth table that output Q would be 0 
(low) if J=O and K=l after the clock pulse transition is complete and 1 
(high) if J=1 and K=O. These two conditions are used to control the 
output relays (solid state switches). 
Output (A < B) from the digital comparator is routed directly 
to the J input of all flip flops and through an inverter to the K input. 
The clock input for each flip flop originates from the control logic 
circuit. Whether a selected flip flop has a high or low output depends 
on the output condition of the digital comparator. It was stated 
I 
; 
.J 
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earlier that when the ionic contamination in a rinse tank exceeds a 
preset level, the (A < B) output of the digital comparator assumes a 
high state. This causes the J input of all output flip flops to assume 
a Logic 1. This Logic 1 is transferred to the output of only one out 
of sixteen digitally selected flip flops. The high state of the 
buffered output of this flip flop will then activate a solid state 
switch to throttle fresh water into the corresponding rinse tank. 
Zero Crossing Detector 
In order to establish a system reference which could be used 
by the control logic circuitry for correct timing of events in the 
system, a zero crossing detector using an operational amplifier was 
designed. It is basically a limit comparator which changes state when­
ever the sine wave input crosses zero volts. A circuit diagram for 
the zero crossing detector is shown in Fig. 9. A 3.3 volt zener~ 
appropriately biased, was used to make detector output compatible with 
TTL circuitry. Output from the zero crossing detector is a square 
wave form with the same period as the 200 Hz sine wave (5 milliseconds). 
Control Logic 
Square~ave signal from the zero crossing detector has a rise-
time of nearly 10 microseconds. If it is used as a timing reference 
without any modification, one or more'of the following problems may arise: 
a) Rise-time sensitive devices may not operate properly. 

b) Instability may result. 

c) Propagation delays become very difficult to predict. 

For these reasons, a d~vice to "square up" the waveform was needed. The 
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Figure 9. Zero Crossing Detector 
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problem was solved using a Texas instrument type SN7413 schmitt-trigger. 
This device provide~ the pulse shaping by introducing positive feedback 
into a circuit to obtain high gain and hysteresis. 
The system timing diagram in Fig. 10 and Control Logic Block 
diagram in Fig. 11 provide visual information, necessary for a full 
comprehension of the mechanics of the control logic section. A complete
! 
circuit diagram is i~cluded in Appendix I. 
The output from the schmitt-trigger is divided by 2, three con­
secutive times to yield waveforms A, B, and C. 
Waveform C which has a period of 40 milliseconds is the input 
to a 1 of 16 d~coder. The outputs from this decoder drive the solid 
state switches which, place the sensors across the feedback loop of the 
sensor-amplifier one at a time. These switches are active during the 
positive transition of waveform C (for 20 milliseconds). This allows 
the positive peak detector to 
-
sample 
. 
four cycles of the selected sensor 
voltage, thus allowing the peak detector to average out any inaccuracies 
which could have resulted if a single sample was taken. 
Waveforms A, B,.and C are used to generate waveform E. 
E = (A-B. c) 
where, denotes nAND" function. 
Waveform E is applied to a 1 of 16 decoder whose function is to 
enable the output driver flip flops one at a time. Since this decoder 
is synchronized with the sensor-selector decoder, the correct sensor 
and output driver is selected each time. 
The binary input for both decoders is provided by a programmable 
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binary counter (U35). Waveform C provides the input clock pulses for 
this counter. The output from the counter is a binary coded decimal 
equivalent to decimal numbers 0 ~hrough 15. The counter can either 
operate automatically or be programmed externally using four front 
panel switches. During the standardization process, each rinse tank 
must be activated individually for periods as long as five minutes. 
These switches are used to "program in ll anyone of the sixteen stations. 
Standardization process is the process by which each sensor is 
calibrated (programmed) to" respond to a predetermined contamination 
level. Calibration is performed using a standard solution of the con­
taminating agent. 
The output of the programmable binary counter is also applied 
to two "BCD to Seven Segment Decoder/Drivers" whose outputs activate 
two front panel LED Readouts. These readouts (numbers 0-15), identify 
the selected station during the manual (calibration) operation. These 
readouts are inactive during the automatic mode of operation. 
Waveforms A, B, and C are also used to generate waveform F. 
F = (A-B·C) 
This waveform is used to activate a solid state switch. This switch 
then shorts out the memory capacitor C in the positive peak detector6 
circuit for a period of five milliseconds. The capacitor is then ready 
to "memorize" a new peak value during the next cycle. 
Waveform D is generated by a retriggerable monostable multi­
vibrator, used as a delay generator. The output pulse has a 1 micro­
second duration and is used to strobe the A/D converter into operation. 
29 
It was stated earlier that the output of the A/D converter is 
applied to the digital comparator. In addition, it performs two other 
functions as follows: 
:1) It is applied to three "BCD to Seven Segment Decoder/Drivers". 
These activate a three digit LED Readout located on the front panel. 
The A/D converter output has been calibrated so that the resulting 
readout indicates the resistance of the rinse tank solution. The 
corresponding conductance (G) can be calculated by dividing this number 
into one (since G = l/R). 
b) The output of the A/D converter, along with the corresponding 
station identification number, is applied to a digital printe"r. The 
digital printer is programmed to print the information for a selected 
rinse tank only. Print command arrives in 1, 10, or 60 second intervals, 
depending on which interval is pre-selected. This command is initiated 
from a series of digital dividers (counters) which yield output pulses 
at 1, 10, or 60 second intervals. These dividers are programmed through 
switches located on the rear panel of the rinse tank control system. 
Power Supply 
The integrated circuits used to design the instrument required 
±15 volt and +5 volt for operation. A circuit diagram for this power 
supply is shown in Fig. 12. 
The secondary voltages of transformer Tl are fullwave bridge 
rectified and filtered. Regulation for the ±15 volt supply is provided 
using two Fairchild UA7815 integrated circuit regulators. +5 volt supply 
was regulated using a Fairchild UA7805. 
T1 
.-
lAC +5V +1 +I c1o I 5 VOLT I 
REGULATOR 
(UA7805) 
AC· .' I 
AC +1 +ICl1 i i I 
+15V 
15 VOLT 
REGULATOR 
(UA7815) 
AC 
AC + 
I -t.L C12 1 " / COMMON(117V 60 Hz) IIlr .:-r 15 VOLT 
REGULATOR 
(UA7815) 
-15VAC 
Figure 12. System Power Supply 
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Construction 
Monolithic operational amplifiers and TTL (Transister-Transister 
Logic) famiiy of integrated circuits were utilized as much as possible. 
With the exception of the digital printer interface, printed circuit 
boards were used to fabricate the instrument. Digital printer interface 
was constructed using an "interdyne wire-wrap" board. 
In addition to customary precautions, the industrial version 
incorporated the following safety features: 
a) A splash proof, gasketed housing with a corrosion resistant 
finish which permitted the control unit to be mounted close to the tanks 
being monitored. 
b) A clear 1ucite window in the control unit front panel which 
permitted observation of the control settings, yet it kept the controls
't 
, 
.... 
protected against accidental changes. 
t 
I c) Green and red indicator lights (instead of LED's which have 
! 
poor visibility) were used to advise that the unit is functioning andi 
i~ 
; to provide immediate indication of tank status from a distance. 
d) Electrical and piping connections were made to conform to 
I 
f government safety regulations. 
An automatic temperature compensation network was incorporated 
in some of the sensors which operated in hot rinse tanks to correct for 
changes in water temperature. This eliminated the need for the calcu­
1ation and incorporation of a correction factor based on rinse water 
I 
i 
! 
" 
temperature since the 
water temperature. 
~ 
"-
• 
..... ' ~ 
sensor unit automatically compensated for varying 
RESULTS 
RTC-16 was developed for the electrochemical research group at 
Tektronix, Inc. As stated earlier, this unit was used to investigate 
the allowable concentration of contaminants in final rinse tanks, and 
to record cyclic changes in these tanks dur~ng peak and slack periods. 
A series of experiments were performed during which sixteen 
rinse tanks were operated under control for a period of two weeks and 
then allowed to free-flow for the next two weeks. At the end of two 
months, the results were compared and final conclusions made. 
The sole purpose of these experiments was to prove that the 
rinse tank control system would indeed save on the consumption of water. 
All tanks were metered and daily readings were taken and recorded. 
j Initially, each station was calibrated by immersing the sensor for that
" ~ 
station in a standard solution with varying concentrations depending on 
rinse type. The concentration level for the standard solutions was 
prepared using data from an article by Hanson and Zaban (2). Table III 
shows a number of standard solution concentrations based on the type of 
rinse used. These standard solution concentration levels were selected 
as an initial reference since no internal references were available at 
that time. Because of this fact, the daily reject parts were examined 
carefully and documented. 
If it was found that using a certain standard would result in 
excessive reject of parts, the standard value would be lowered by about 
10%. This would continue until the reject rate fell within an acceptable 
limit. This procedure resulted in an internal reference table with 
standard solution values often far from those of the initial reference. 
~ 
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11 
TABLE III 

STANDARD SOLUTION CONCENTRATIONS 

Parts PerConcentrationRinse 
Type Million (PPM)of Standard 
Nickel 0.005 Oz/Gal. 39Salts 
Chromium 16 
Cyanide 
0.002 Oz/Gal. 
0.005 Oz/Gal. 39 
Alkaline 7800.100 Oz/Gal.Cleaner 
Acid 0.100 Oz/Gal. 780 I 
The implementation of a digital printer into the RTC-16 system 
proved invaluable during these experiments, since it could automatically 
tabulate the resistance variations in a selected rinse tank for long 
periods of time. From this, the conductance variation would be calculated 
(remembering again that G = l/R) and used to graph cyclic changes in 
;. that rinse tank agains t the elapsed time. Fig. 13 shows cyclic changes 
for tank number 371 (chrome rinse after chrome plating) for a three 
hour period. 
At the conclusion of these experiments, the average fresh water 
consumed by all rinse tanks was found to be 820 gallons per tank during 
a working week, compared to an average of 3997 gallons per tank under 
free-flow condition. Based on this, as well as other findings, the 
following conclusions were made: 
a) Installation of an automatic rinse tank control system on 
y most tanks can result in an average savings of 80% in fresh water con­
( ~ sumption. 
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b) In a few critical applications, the contamination level must' 
be very low (5 to 10 ppm). In these cases, restriction to the flow of 
water (deionized) is not advisable. 
c) Automatic control of rinse tanks will-reduce drag-in con­
- . 
tamination of plating baths. 
d) With a reduction of fluids through the treatment plant, the 
cost of waste treatment would presently lessen. 
e) Less water disposed will decrease the problem of pollution. 
Up to date, over fifty-five of the industrial version of this instrument 
(RTC-lO) have been installed at different locations through Tektronix. 
Their use will be extended in the near future to cover company plating 
operations in Guernsey and Holland as well. 
\ 
~ . 
i 
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